Inductors play a crucial role in the design of radio frequency integrated circuits (RFICs) and they typically consume a considerably large area and have a low-quality factor at high frequencies.
Introduction
On-chip inductors are a significant component of radio frequency integrated circuits (RFICs) with application in oscillators, impedance matching networks, emitter degeneration circuits, filters, and low noise amplifiers (LNAs) [1] . Due to technology scaling, there has been a huge demand for on-chip inductors with small size, high-quality factor, and large inductance, making it an emerging field of research. In contrast, conventional planar inductors require a large on-chip area to achieve high inductance values. Fractal geometry-based inductors act as a feasible solution to achieve higher inductance due to longer trace lengths [2] [3] [4] . The conventional series stacked fractal inductor (CSSFI) improves the inductance and self-resonance frequency ( f SR ) and reduces the quality factor (Q) [5] [6] [7] . Differential excitation of inductors leads to higher Q compared to single-ended excitation as they are less affected by substrate parasitics [8] [9] [10] . An orthogonal series stacked differential fractal inductor (OSSDFI) with a high quality factor and significant improvement in inductance is proposed.
The LNA is an important building block of wireless communication systems [11] . It is used to amplify the received signal to acceptable levels with minimum self-generated additional noise [12] . As the development of 5G wireless networks continues, the performance of the front end of the radio is an increasingly critical element in the RF receiver signal path, particularly with respect to the LNA. Millimeter wave (mm-Wave) frequency * Correspondence: sunil.ajay1@gmail.com bands for 5G mobile services include a 26-GHz band (24.25â27.5 GHz) and a 28-GHz band [13] . The signal linearity, gain, input/output matching, stability, power consumption, and noise figure are key performance metrics of the LNA [14, 15] . Several LNA topologies were proposed in the literature and they have their own merits and demerits. The resistive terminated LNA [16] and common gate LNA [17] have good input matching but the noise figure (NF) is exceptionally high. Furthermore, shunt-resistive feedback [18, 19] and current reuse [20, 21] techniques have good performance in terms of NF but they are not stable and have a large input/output impedance issue. The cascode LNA circuit topology with inductive source degeneration has better input matching, high gain, good stability, and low NF [22] [23] [24] [25] [26] [27] [28] . The on-chip inductor implementation of LNA reduces the spectral noise and provides good input and output matching [29, 30] .
In the present work, the LNA is designed for 27-30 GHz frequency range with 28 GHz as the center frequency ( f o ) in cascode circuit topology with inductive source degeneration. The replacement of inductors with the proposed OSSDFI improves the performance of the LNA in terms of NF, gain, input matching, and the required on-chip area. Section 2 describes the construction and testing of the proposed inductor, Section 3 explains the design of the LNA, Section 4 deals with the simulation results of the LNA, and finally the conclusions are given in Section 5.
Orthogonal series stacked differential fractal inductor
The proposed OSSDFI is implemented in three layers based on 2nd order Hilbert space-filling curves [2] as shown in Figure 1 . The 0th, 1st, and 2nd order Hilbert curves are depicted in Figure 2 . The phase difference of the top layer with intermediate and bottom layers is 90 • and 180 • , respectively. The layers in the inductor are connected in a series stack using vias. In contrast with the CSSFI, the current directions in adjacent layers are not opposite for the proposed OSSDFI, resulting in a reduction in negative mutual inductance and a significant increase in total inductance. The quality factor of an inductor is an indication of the amount of energy stored in the inductor and it is represented in (1) .
where ω is the angular frequency at which stored energy is measured, L T is the total inductance, R s is the series resistance, R p is the substrate parasitic resistance, C s is the interlayer capacitance, and C p is the substrate parasitic capacitance. The orthogonal arrangement of metal layers in the proposed inductor reduces the overall parasitic capacitance ( C p ), which in turn improves Q. The self-resonance frequency of an inductor is the point where it ceases to work as an inductor and it is represented in (2) .
where C eq is the equivalent parasitic capacitance, which includes C p and C s . The f SR of the proposed inductor is reduced as the increase in inductance is greater than the reduction in parasitic capacitance.
Simulation results of the proposed OSSDFI
The proposed inductor is designed and simulated using Advanced Design System (ADS) in 90 nm CMOS technology with an outer diameter of 200 µm and the width of the conductor is 10 µm . The on-chip area is directly proportional to the outer diameter. The input impedance (Z), quality factor, total inductance, and series resistance for differential excitation are evaluated using Y-parameter analysis [10] as shown in (3),(4), (5) , and (6), respectively. In (3), Y 11 denotes the short circuit input admittance and Y 22 denotes the short circuit output admittance.
where Y 12 denotes the short circuit reverse transfer admittance. Figures 3 and 4 show the inductance and quality factor plots for the series stacked spiral inductor, CSSFI, and OSSDFI. The proposed OSSDFI has high inductance and high Q compared to the series stacked spiral inductor and CSSFI. The simulation results demonstrate that the OSSDFI shows twice the rise in inductance and 56% improvement in Q when compared to the CSSFI. The performance summary of the proposed inductor and its comparison with existing inductors are given in Table 1 . From Table 1 , it is observed that the OSSDFI has very low series resistance compared with the inductors reported in the literature. The self-resonance frequency of the proposed inductor is 40 GHz, which makes it suitable for 5G applications as service providers use a 24.25-27.5-GHz band and a 28-GHz band.
Measurement results of the fabricated OSSDFI
The proposed inductor is fabricated on a multilayer printed circuit board (PCB) using FR4 material with a dielectric constant of 4.4 and area of 10 ×10 mm 2 . The thickness of the copper and the overall thickness of the PCB are 0.035 mm and 1.60 mm with spacing of 0.197 mm between the metal layers. The fabricated inductor is shown in Figure 5 and the experimental setup is shown in Figure 6 . Due to technology scaling from micrometers to millimeters the frequency of operation is reduced from GHz to MHz. Therefore, the proposed inductor is simulated in the mm scale and the overall examination of measurement results is done by using a vector network analyzer. The comparison of simulated and measured inductances is illustrated in Figure 7 . It is clear from the plots that the measured inductances are in good concurrence with the simulated ones with inductance equal to 225 nH. Similarly, Figure 8 shows the comparison of simulated and measured results of Q with the maximum quality factor approximately equal to 38 at 60 MHz. The pre-and postmeasurement results for the OSSDFI implemented on the multilayer PCB are tabulated in Table 2 . From Table 2 , it is observed that the measured results are in good agreement with the simulated results. Therefore, the proposed inductor is observed to be well suited for utilization as an on-chip inductor in the CMOS process. 
Design of the LNA
The cascode LNA with inductive source degeneration is the best topology used to obtain high gain, low NF, and good input/output matching [27] and it is shown in Figure 9 . The first stage of the LNA consists of the bandpass filter to tune the LNA for the required frequency of operation. The second stage is the cascode stage, where transistor M 1 is in common source mode and transistor M 2 is in common gate mode. Cascode architecture is used to increase forward gain while decreasing the reverse gain besides providing better isolation between input and output ports. The source inductor ( L s ) provides negative feedback and stabilizes the gain.
The gate inductor ( L g ) provides input matching and the large value of gate inductance reduces the NF [30] .
The drain inductance (L) is used to control the gain of the LNA. The third stage is the buffer stage, used to provide better output matching at the output of the LNA [31] . The design specifications for the LNA are given in Table 3 . 
Design of the bandpass filter
The constant-k LC bandpass filter is used to tune the LNA for the required frequency of operation and it is shown in Figure 10 . The inductances L 1 , L 2 are obtained by using (7) and (8) and the capacitances C 1 , C 2 are obtained by using (9) and (10) . In this design, upper cut-off frequency ( f 2 ) is equal to 30 GHz and lower cut-off frequency ( f 1 ) is equal to 27 GHz, where Z 0 is the characteristic impedance. 
Design of L s , L g , and C gs
The input impedance ( Z in ) is defined as the ratio of input voltage ( V in ) to input current ( I in ) given in (15) .
The input impedance of the common source inductive degenerated LNA is computed from the equivalent circuit as shown in Figure 11 .
where s, L g , L s , C gs , and g m are complex frequency, gate inductance, source inductance, gate to source capacitance, and transconductance, respectively. 
At resonance ( ω =ω o ), Im(Z in ) = 0 and Re(Z in ) = R s .
For better input matching choose the smallest possible value of L s and compute unity gain angular frequency ( ω T ) using (18) . Consider g m =5 mA/V and substitute in (19) to obtain C gs . The gate inductance L g is obtained by substituting center frequency f o , C gs , and L s in (16).
Gain of the LNA
The gain of the LNA is defined as the ratio of output voltage ( V out ) to input voltage ( V in ) and it is given in (20) . It is computed from Figure 11 as follows:
Substituting (16) in (20) , the simplified gain is equal to
The gain of the LNA is the ratio of load inductor (L) at the drain to the source inductor ( L s ). To obtain high gain the value of L chosen is large but it depends upon the maximum inductance allowed by the technology. For 90 nm the maximum inductance is obtained as 10 nH. In order to obtain 33 dB gain compute the L value using (23).
Calculation of the noise figure
The noise factor is defined as the ratio of signal to noise ratio at the input of the network (S/N ) in divided by the signal to noise ratio at the output of the network (S/N ) out as shown in (24) . Noise factor expressed in decibels is called noise figure and is computed as
N F (dB) = 10 log(F ).
The noise figure of the common source inductive source degeneration [15] at center frequency ( f o ) is given as
Substitute (16) and (17) in (26) to get the simplified expression for NF:
where γ is known as the bias dependent coefficient of channel thermal noise and it varies between 2 and 3 [15] . The noise figure is dependent on L s and L g . The selection of small L s and large L g leads to low NF.
Stability
Stability is one of the important factors in the design of RF amplifiers. It is obvious that an LNA may become an oscillator if it is unstable in circuit performance. After circuit design, its stability is examined using the Stern stability factor [14] based characterization given as
where S 11 , S 12 , S 21 , and S 22 are known as S-parameters of the two-port network. S 11 is the reflection coefficient at the input port, S 12 is the reverse isolation, S 21 is the forward voltage gain, and S 22 is the reflection coefficient at the output port.
If K > 1 and | ∆ | < 1, then the amplifier is considered to be stable. In recent years, K and ∆ have been replaced by the µ factor, which is defined by (31) . For an LNA to be stable µ should be greater than 1 in the desired frequency of operation.
Calculation of the optimal width of the transistors
The optimal width ( W opt ) is also known as the maximum allowable width for each transistor in the circuit [14] .
It is obtained by using (32) , where C ox is the gate capacitance per unit area [ F/m 2 ] and L min is the minimum channel length, which is equal to 90 nm; ω o (2π f o ) is the angular frequency at center frequency ( f o ). [m] . Find C ox using (33) and substitute in (32) to find W opt .
Calculation of power dissipation
The effective voltage applied to MOSFET is computed from (34) . The gate to source voltage V gs is varied from 0.5 V to 1 V and the threshold voltage ( V th ) is varied from 0.2 V to 0.3 V [32] .
The bias current I D is calculated by substituting V ef f and g m in (35),
The power dissipation ( P D ) is calculated as (36),
The width of the transistor ( M 1 ) is chosen as 45 µm, nearly equal to optimal width. The minimal length of every transistor is 90 nm. The width of the transistor ( M 2 ) should be less than the width of the transistor ( M 1 ) to reduce the parasitic capacitance. However, it has a lower limit to reduce the noise contribution of the device [31] . The width of the transistor M 2 is chosen as 30 µm . The load inductor L and load resistance R L are used to control the gain. The buffer stage ( M 3 and M 4 ) is used to drive 50 Ω load. When both transistors M 3 and M 4 are in saturation the computed widths are 40 µm and 15 µm, respectively [14] . W 1 , W 2 , W 3 , and W 4 are widths of the transistors M 1 , M 2 , M 3 , and M 4 , respectively. The values of the components for the LNA designed at a center frequency of 28 GHz are given in Table 4 . 
Simulation results of the LNA using the OSSDFI
The LNA executed using the designed components and proposed OSSDFI is shown in Figure 12 . The inductors L g , L s , and L are simulated in layout level as shown in Figures 13, 14, and 15 , respectively, and the same is extracted to circuit level simulation. The inductor L s has lower inductance; hence it is implemented using a single layer differential fractal inductor with an on-chip area of 25 µm × 25 µm. The inductors L g and L shown in Figure 9 are replaced by a three-layer and a four-layer OSSDFI, respectively, with an on-chip area of 100 µm × 100 µm. The simulated inductance plot for the proposed OSSDFI for the different layers is shown in Figure 16 . Comparison of the designed and simulated inductances for different layers with an on-chip area is given Table 5 .
The proposed OSSDFI achieves high inductance for the given on-chip area as the orthogonal arrangement of fractal metal layers reduces the negative mutual inductance. In order to accomplish similar inductance values as illustrated in Table 5 the series stacked spiral inductor and CSSFI require large on-chip area. Consequently, the effective on-chip area to implement an LNA using the proposed OSSDFI is much less. The multilayer implementation reduces the series resistance of the inductor [30] . The proposed OSSDFI has very low series resistance as shown in Table 2 . Therefore, it has good input matching ( S 11 ) of -10.438 dB at 28.46 GHz as shown in Figure 17 . The gate inductor ( L g ) is far higher compared to source inductance ( L s );
hence it has a very low noise figure of 0.724 dB at 28.54 GHz as shown in Figure 18 . The designed gain of the LNA is 33 dB, which is the ratio of load inductance to gate inductance. The simulated gain ( S 21 ) is 30.66 dB at 28.51 GHz as shown in Figure 19 . The 3-dB bandwidth is equal to 2.3 GHz as shown in Figure 19 . The stability factor plot is shown in Figure 20 and the LNA is stable in the entire frequency range from 27 to 30 GHz as µ is greater than 1. The LNA has 5 mW power dissipation from the supply voltage of 2.2 V as the g m is small. The comparison of the LNA with the existing state-of-the-art LNAs [22-28, 30, 31, 34-37] is presented in Table 6 .
The proposed LNA has high gain, low power dissipation, low noise figure, and good input matching compared to the LNAs reported in the literature. The fractional bandwidth is defined as the ratio of bandwidth to the center frequency. If the fractional bandwidth is less than 20% , the range of frequencies is known as narrowband [33] . The fractional bandwidth of the proposed LNA is 8%; hence it acts as a narrowband LNA. 
Conclusion
A novel OSSDFI is designed that demonstrates improvements in inductance, quality factor, and series resistance of 200%, 56%, and 33%, respectively, over the CSSFI. The proposed OSSDFI is fabricated on a multilayer PCB and the measurement results are in good concurrence with the simulated results, demonstrating the robustness of the design. Therefore, the proposed inductor is found to be suitable for use as an on-chip inductor in the CMOS process. The LNA is designed for 27-30 GHz using the proposed OSSDFI and the circuit simulations were done using ADS in 90 nm CMOS technology. At 28 GHz, the LNA achieves a high gain of 30.668 dB, low noise figure of 0.724 dB, and good input matching of -10.438 dB. The LNA has power dissipation of 5 mW from a 2.2-V power supply and it has 3-dB bandwidth equal to 2.3 GHz. These results show that the LNA realized using the proposed OSSDFI is appropriate for 5G communication standards.
